

High Performance and Low Power Modified Radix-2⁵ FFT Architecture For High Rate WPAN Application

B Pushparaj Department of ECE K. S. Rangasamy College of Technology Namakkal, India pushparaj125@gmail.com C Paramasivam Department of ECE K. S. Rangasamy College of Technology Namakkal, India sivamvlsi@gmail.com

Abstract- This paper presents a high speed and low complexity modified radix-2⁵ 512-point Fast Fourier transform (FFT) architecture using an eight data-path pipelined approach for high rate wireless personal area network applications. A novel modified radix-2⁵ FFT algorithm that reduces the hardware complexity is proposed. This method can reduce the number of complex multiplications and the size of the twiddle factor memory. It also uses a complex constant multiplier instead of a complex Booth multiplier. The results demonstrate that the total gate count of the proposed FFT architecture is17201. Furthermore the highest throughput rate is up to 2.4GS/s at 300MH.

Keywords- Fast Fourier transform (FFT), modified radix-2⁵, orthogonal frequency-division multiplexing (OFDM), wireless personal area network (WPAN)

I. INTRODUCTION

With the ever increasing demand for multimedia applications using wireless transmissions over short distances, the millimeter wave (mmWave) 60 GHz Wireless Personal Area Network (WPAN) has been intensively researched for many years. Currently, the IEEE 802.11 Task Group ad (IEEE 802.11ad) is developing a standard for the mmWave Wireless Local Area Network (WLAN) and WPAN systems. High rate WPAN systems will be provided for various high speed multimedia applications such as home network systems and real time video streaming services in short range indoor environments. In the PHY layer design of high rate WPANs, the Orthogonal Frequency Division Multiplexing (OFDM) modulation has been adopted, and the FFT architecture is a key component. The FFT/IFFT architecture has a high hardware complexity in the OFDM modulation of high rate WPAN systems. One OFDM symbol in the IEEE 802.11ad standards consists of a length of 512 subcarriers [1].

In recent years, there has been some research in the design of multi-path pipelined FFT architecture that provides a high throughput. Many FFT processor architectures are introduced in order to utilize the OFDM transmission, such as a Single path Delay Commutator (SDC), Multipath Delay Commutator (MDC), Single path Delay Feedback (SDF), and Multipath Delay Feedback (MDF). Among the various FFT architectures, the MDF architecture is frequently used as a solution to provide a throughput rate of more than 1 GS/s [3]–[5]. However, for applications that provide a throughput rate of over 2 GS/s, the number of data-paths can be increased to 8 or 16, which increases the hardware cost. The area becomes even larger because the memory modules are duplicated for the 16 data path approach. In order to reduce the area and power consumption, several FFT algorithms and dynamic scaling schemes have been proposed [2]–[6].

The radix of the algorithm greatly influences the architecture of the FFT architecture and the complexity of the implementation. A small radix is desirable because it results in a simple butterfly. Nevertheless, a high radix reduces the number of twiddle factor multiplications. The radix r^k algorithms simultaneously achieve a simple butterfly and a reduced number of twiddle factor multiplications [8]. The radix-2 algorithm is a well known simple algorithm for FFT processors, but it requires many complex multipliers. The radix-4 algorithm is primarily used for high data throughput FFT architectures, but requires a 4-point butterfly unit with high **ISSN: 2349 - 6363**

complexity. Recently, radix-2⁴ the FFT algorithm and architecture have been studied in order to reduce the number of complex multipliers [2], [4]. In this brief, a novel modified radix-2⁵ FFT algorithm and a 512-Point FFT/IFFT architecture, which can provide a high throughput of 2.4 GS /s, are proposed. The key concepts for achieving a high data throughput reduced Power and Area.

The organization of this brief is as follows. Section II describes the proposed modified radix -2 ⁵ FFT algorithm, and Section III describes the proposed 512-point radix-25 FFT architecture. In Section IV describes the results. Finally, conclusions are provided in Section V.

II. MODIFIED RADIX-25 FFT ALGORITHM

A discrete Fourier transform (DFT) of length N is defined as follows: $X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}$, $k = 0, 1, \dots, N-1$ (1)

Where W_N is the twiddle factor and denotes the N th primitive root of unity, with its exponent evaluated modulo N .k is the frequency index and n is the time index [2]. The radix- 2^{k} algorithm has the same butterfly structure regardless of the k value. The 512-point FFT computation with radix -2^k algorithm consists of nine arithmetic stages. The radix- 2^{k} algorithm is formulated using k – dimensional linear index mapping. The radix-2⁵algorithm can be expressed as various formulas using a common factor algorithm. The radix-2⁵ algorithm is given as follows.

Applying a 6-D linear index map

-- - 1

$$n = \left\langle \frac{N}{2}n1 + \frac{N}{4}n2 + \frac{N}{8}n3 + \frac{N}{16}n4 + \frac{N}{32}n5 + n6 \right\rangle_{N} ;$$

$$n_{1,} n_{2,} n_{3,} n_{4,} n_{5} = 0, 1$$

$$n_{6} = 0, \dots, \frac{N}{32} - 1$$

$$k = \left\langle k_{1} + 2k_{2} + 4k_{3} + 8k_{4} + 16k_{5} + 32k_{6} \right\rangle_{N}$$

$$k_{1,} k_{2,} k_{3,} k_{4,} k_{5} = 0, 1$$

$$k_{6} = 0, \dots, \frac{N}{32} - 1.$$
(2)

The radix-2 ⁵algorithm is reformulated into two decomposing methods (Method 1 and Method 2), which are called the modified radix-2⁵ algorithm. The common factor algorithm takes the form of

$$X(k_{1} + 2k_{2} + 4k_{3} + 8k_{4} + 16k_{5} + 32k_{6})$$

$$= \sum_{n6=0}^{\frac{N}{32}-1} \sum_{n5=0}^{1} \sum_{n4=0}^{1} \sum_{n3=0}^{1} \sum_{n2=0}^{1} \sum_{n1=0}^{1} \times x \left(\frac{N}{2} n_{1} + \frac{N}{4} n_{2} + \frac{N}{8} n_{3} + \frac{N}{16} n_{4} + \frac{N}{32} n_{5} + n_{6} \right) W_{N}^{nk}$$

$$= \sum_{n6=0}^{\frac{N}{32}-1} [J_{\frac{N}{32}}(n_{6}, k_{1}, k_{2}, k_{3}, k_{4}, k_{5}) \times W_{N}^{n_{6}(k_{1}+2k_{2}+4k_{3}+8k_{4}+16k_{5})}] W_{\frac{N}{32}}^{n_{6}k_{6}}$$
(3)

The method 1 of the modified radix- 2^5 algorithm is expresses as follows:

$$=\underbrace{(-1)^{n_1k_1}(-j)^{n_2k_1}(-1)^{n_2k_2}}_{Stage\ 1\ BU}\underbrace{Stage\ 2\ BU}_{Stage\ 2\ BU}$$

. .

~ 1



Stage 5BU

The common factor algorithm using other factoring method takes the form of

$$X(k_{1} + 2k_{2} + 4k_{3} + 8k_{4} + 16k_{5} + 32k_{6})$$

$$= \sum_{n_{6}=0}^{\frac{N}{32}-1} \sum_{n_{5}=0}^{1} \sum_{n_{4}=0}^{1} \sum_{n_{3}=0}^{1} \sum_{n_{2}=0}^{1} \sum_{n_{1}=0}^{1} \sum_{n_{2}=0}^{1} \sum_{n_{1}=0}^{1} \sum_{n_{2}=0}^{1} \sum_{n_{2$$

The Method 2 of the modified radix-2⁵ algorithm is expressed as follows

$$W_{N}^{\left(\frac{N}{2}n_{1}+\frac{N}{4}n_{2}+\frac{N}{8}n_{3}+\frac{N}{16}n_{4}+\frac{N}{32}n_{5}+n_{6}\right)(k_{1}+2k_{2}+4k_{3}+8k_{4}+16k_{5}+32k_{6})}$$

$$Stage 1TF$$

$$Stage 2 TF$$

$$(-1)^{n_{1}k_{1}}(-j)^{n_{2}k_{1}}(-1)^{n_{2}k_{2}}W_{16}^{(2n_{3}+n_{4})(k_{1}+2k_{2})}$$

$$Stage 3TF$$

$$Stage 3TF$$

$$Stage 4TF$$

$$\times (-1)^{n_{3}k_{3}}(-j)^{n_{4}k_{3}}(-1)^{n_{4}k_{4}}W_{N}^{(16n_{5}+n_{6})(k_{1}+2k_{2}+4k_{3}+8k_{4})}$$

$$Stage 5TF$$

$$\times (-1)^{n_{5}k_{5}}W_{\frac{N}{16}}^{n_{6}k_{5}} \times W_{\frac{N}{32}}^{n_{6}k_{6}}$$

$$Stage 5BU$$

Each method has butterfly computation and twiddle factor multiplication at each stage. Equations (4) and (6) show the butterfly stages and twiddle factor multiplications of each stage. The twiddle factors W_{32}^n and W_{16}^n in (4) and (6) have complex numbers. If each radix-2⁵ decomposing methods (Method 1 and Method 2) are used independently for the 512-point FFT computation, the number of twiddle factor multiplications tends to increase. However, the number of twiddle factor multiplications can be reduced by combining the Methods 1 and 2 of the modified radix-2⁵ algorithm, which is called mixed method. The complex multiplication of the twiddle factors, W_{32}^n , W_{16}^n , and W_8^n , can be implemented in the canonic signed digit (CSD) constant multiplier, which contains the fewest number of non-zero digits [10]. Hence, the area and power consumption of the

(6)

complex multipliers can be reduced. The results show that the proposed FFT architecture using the mixed method of the modified radix-2⁵algorithm has the lowest total normalized area of complex multipliers. Thus, it has best area efficiency as the FFT architecture.

III. PROPOSED ARCHITECTURE

In this brief, an eight parallel data-path 512-point modified radix-2⁵ FFT architecture is proposed, as shown in Fig.6.There are two modules based on the modified radix-2⁵ algorithm that reduce the number of twiddle factor multiplications. The first module, which consists of five processing elements (PEs), is realized using Method 1 of the modified radix-2⁵ algorithm, and the second module is realized using Method 2. The proposed architecture consists of butterfly units, complex Booth multipliers, complex constant multipliers, first-in first-out (FIFO), and a control unit.

A. Butterfly Units

The butterfly units perform complex additions and subtractions of two input data x[n] and x[n+n/2]. The behavior of the butterfly units is as follows. All input values are saved into the FIFO until the N/2th input is entered. Then, the butterfly units conduct calculations between the input values and FIFO outputs, after entering the $(N/2) + 1^{st}$ input. During the last clock cycles, all butterfly calculations are performed at each stage [1]. Among the butterfly outputs, the complex addition outputs are fed to the next stage. And, the complex subtraction outputs are saved in the FIFO, and then during the next clock cycles, the FIFO outputs are fed to the next stage. Butterfly unit 1 (BU1) conducts complex additions and subtractions only. However, butterfly unit 2 (BU2) includes twiddle factor multiplication utilizing the multiplexers and control signals.

B. Complex Booth Multiplier with Error Compensation

The twiddle factor multiplication is conducted using fixed width complex multipliers. The twiddle factor values stored in the read-only memory (ROM) are used as the multiplicand in the complex Booth multiplier. The modified Booth algorithm is used widely for high speed multiplications. Since the maximum clock rate of the FFT processor depends on the critical path of the complex Booth multiplier, three-level pipelined complex Booth multiplier is used for high-speed operation.



Figure 1: Block diagram of the Complex booth Multiplier

C. Complex Constant Multiplier

The proposed FFT architecture uses constant multipliers based on the can conical signed digit (CSD) representation for the complex multiplication arithmetic in stages 2, 3, and 7. The twiddle factor W_8 has only one coefficient, but twiddle factors W_{16} and W_{32} have three and seven coefficients, respectively. Mostly the existing research is using complex Booth multipliers for the twiddle factor W_{32} multiplication. However, in our design, the complex CSD constant multiplier has been used for the twiddle factor W_{32} multiplication [8]. Also, the common sub-expressions sharing (CSS) technique reduces the hardware complexity of the complex CSD constant multiplier [10], as shown in Fig.5. The constant multiplier using the CSS technique is implemented

using the common calculation patterns X1, X2, and X3. The proposed FFT processor applied CSD constant multiplier instead of complex Booth multiplier at several stages. Thus, the hardware complexity of complex multiplier is decreased by at least 54% in comparison with using complex Booth multiplier. In addition, the twiddle factor LUT size is reduced to 50% compared to the designs using the complex Booth multipliers.



Figure 2: Block diagram of the Complex constant multiplier

IV. RESULTS

The appropriate word length and quantization error performance evaluation of the proposed FFT architecture was determined using a fixed-point simulation prior to the hardware implementation. The architecture of the proposed FFT/IFFT processor was designed in Verilog HDL and simulated to verify its functionality. Both the simulation and synthesis steps were performed using the XILINX design tool and SYNOPSYS design tool 120nm CMOS technology.

The proposed processor has 17201 gate counts and the operating clock frequency is 300 MHz The throughput rate of the proposed architecture is up to 2.4GS/s at 300 MHz, which is enough to meet the specification of IEEE 802.11ad standard. Both designs presented in [3] and [5] are 2048-point FFT processors for OFDM-based WPAN applications, which do not target the existing specific standards. Although the number of parallel data-paths in the proposed design is double than that of the four parallel 2048-point FFT architecture presented in [3], which indicates a more competitive and lower hardware complexity as compared to the conventional architectures.

nodule2(n.g. j.m Inodule2(n.g. j.m Inodule2(coeff.j. Inodule2(coeff.g. Inodule2(s):1 Inodule2(s):2 Inodule2(s):3 Inodule2(s):4	1 1 01 0100100 0000100 0100100 0100101 1100101 1 0 0 1 1 0 1 1 0	01 11101100 01001100 01001110 01001111 111001111 01001111															
nodiež(sež nodiež(n.g. je nodiež(n.g. ji nodiež(n.g. ji nodiež(n.g. ji nodiež(n.g. ji nodiež(sž nodiež(sž nodiež(sž	01001100 11101100 01030111 11101111	11101100 01001100 11101100 01000111 111001111															
nobležinja je nobležinja je nobležin bije nobležicefi nobležicefi nobležice nobležici nobležici	01001100 11101100 01030111 11101111	11101100 01001100 11101100 01000111 111001111															
nodule2(n <u>aj</u> n Inodule2(n <u>bjn</u> Inodule2(coeffj) Inodule2(coeffj) Inodule2(s) Inodule2(s) Inodule2(s) Inodule2(s) Inodule2(s)	01001100 11101100 01030111 11101111	01001100 11101100 01010111 11101111															
nodule2(n_b_re Inodule2(n_b_r) Inodule2(coeff_) Inodule2(soeff_q Inodule2(s) Inodule2(s) Inodule2(s) Inodule2(s)	11101100 01010111 11101111	11101100 01010111 11101111															
noduk2)njejn noduk2)coeffj noduk2)st noduk2)st noduk2)st noduk2)st noduk2)st	01010111 11101111	01010111 11101111					╡										
hodule2(coeff_) hodule2(coeff_q hodule2(s) nodule2(s) nodule2(s) hodule2(s)		11101111															
hodule2/coeff_g hodule2/s1 hodule2/s2 hodule2/s3 hodule2/s4		No. of Concession, name		-			4										
hodule2/s1 hodule2/s2 hodule2/s3 hodule2/s4	01011111 1 0 1	01011111					+										
hodule2)52 hodule2)53 hodule2)54							╉										
hodule2/s3 hodule2/s4																	
nodule2/s4																	
							Ļ										
	1						4										
							4										
		No. of Concession, Name					+										
			in the second	lease .					1997		leans.		(reaso		in the second		
			53724	,53725	53725	,5372/	572	8 .	6729	53730	53761	\$3732	53733	53754	53735	53736	S3737
		the summer					+										
							+										
							4										
							+			1111000							
							#										
		THE R OWNER WHEN					4										
							+										
		The local division in which the local division in the local divisi					╡										
							+										
					01100101												
							0.11										
							╡	<u> </u>									
		No. 10. 10. 10. 10. 10. 10. 10. 10. 10. 10															
module2(op16	01001000	State State State					4										
Nov		s7220 rs			5372		111										
	nodukijoutp.jn nodukijoutp.jn nodukijout. nodukijou nodu	wolakijosty p. 1010011 wolakijosty p. 0111101 wolakijosty n. 0111101 wolakijosty n. 0100111 wolakijosty 0100100 wolakijosty 010010 wolakijosty 010001 wolakijosty 011001 wolakijosty 0110011 wolakijosty 0110011 wolakijosty 0110011 wolakijosty 0110011 wolakijosty 0110011 wolakijosty 0110011	modukijoweje 100011 00011 modukijoweje 011101 011101 modukijoweje 011101 011101 modukijoweje 010101 011101 modukijoweje 010101 010110 modukijoweje 010110 010110 modukijoweje 010110 010101 modukijo 010101 010101 modukijo 010101 010101 modukijo 010101 010101 modukijot 010101 010101 modukijot 001010 010101 modukijot 001010 010101 modukijot 001001 010101 modukijot 001001 010101 modukijot 010001 010101 modukijot 01000	widzicycy z U100111 100111 widzicychy z 0111101 1111101 widzicych z 0111101 1111101 widzicych z 0111101 1111101 widzicych z 0101101 1011010 widzicych z 0101101 200110 widzicych z 0101101 200110 widzicych z 010101 200110 widzicych z 010011 200110 widzicych z 010011 20011 widzicych z 010011 200111 widzicych z 010011 200111 widzicych z 010011 200111 widzicych z 010011 200111 widzicych z 010011 200111	nodukijou je 1100011 1100011 111101 nodukijou je 0111101 1111101 111101 nodukijou je 110100 1101100 1101100 nodukijou je 110100 1101100 1101100 nodukijou je 0101111 1101100 1101100 nodukijou je 0101111 1100111 1101100 nodukijou je 0101110 1001110 1101100 nodukijou je 0101010 001001 100100 nodukijou je 001010 1001010 100100 nodukijou je 0010100 1001001 1001001 nodukijou je 0010100 1001001 1001001 nodukijou je 0010010 100001 100001 nodukijou je 0010010 100001 100001 nodukijou je 0010010	woldzijou, pr. 100011 100711	Nuklikuju je U10011 100711 nuklikuju je 1111101 1111101 1111101 1111101 nuklikuju je 1111101 1111101 1111101 1111101 nuklikuju je 1011101 1111101 1111101 1111101 1111101 nuklikuju je 1011101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 1111101 111101 1111101 1111101 1111101 1111101 1111101 111101 111101 111101 111101 1111101 1111101 111101 111101 111101 1111011 1111011 1111011 1111011 1111011 1111011 1111011 1111011 11110111 1111011 1111011 1111011 11110111 11110111 11110111 11110111 11110111 11110111 11110111 11110111 11110111 11110111 11110111 11110111 111101111 111101111 <t< td=""><td>modakijou, je 1000011 1007014 </td><td>modakijou, je 100011 100711 1 1 modakijou, je 111010 11101 1 1 modakijou, je 111010 11101 1 1 1 modakijou, je 110100 111010 1 <td< td=""><td>modukijoup jr. 100011 100711 - - - modukijoup jr. 011101 311101 - - - - modukijoup jr. 011101 311101 - <</td><td>Nodeligity p NUMBER N</td><td>Mod2klop /r Mod2klop /r</td><td>modukilojanje i 100011 100711 1<</td><td>Noticity Number interaction Numer interaction Number interaction</td><td>Modeling in District <thdistrict< th=""> District District</thdistrict<></td><td>Model/point Import Im</td><td>Nondecipity NUMBER NU</td></td<></td></t<>	modakijou, je 1000011 1007014	modakijou, je 100011 100711 1 1 modakijou, je 111010 11101 1 1 modakijou, je 111010 11101 1 1 1 modakijou, je 110100 111010 1 <td< td=""><td>modukijoup jr. 100011 100711 - - - modukijoup jr. 011101 311101 - - - - modukijoup jr. 011101 311101 - <</td><td>Nodeligity p NUMBER N</td><td>Mod2klop /r Mod2klop /r</td><td>modukilojanje i 100011 100711 1<</td><td>Noticity Number interaction Numer interaction Number interaction</td><td>Modeling in District <thdistrict< th=""> District District</thdistrict<></td><td>Model/point Import Im</td><td>Nondecipity NUMBER NU</td></td<>	modukijoup jr. 100011 100711 - - - modukijoup jr. 011101 311101 - - - - modukijoup jr. 011101 311101 - <	Nodeligity p NUMBER N	Mod2klop /r Mod2klop /r	modukilojanje i 100011 100711 1<	Noticity Number interaction Numer interaction Number interaction	Modeling in District District <thdistrict< th=""> District District</thdistrict<>	Model/point Import Im	Nondecipity NUMBER NU

Figure 3: Simulation of the proposed eight parallel data path 512-point modified radix-2⁵ FFT/IFFT architecture.

applications	Places Syst	0 10				and the second se			11 23 AH 🔇	
						Vision TopLevel 1 (Mair				100
						Driving Test Power Windo				
	000	· () [] (*	* 🖸 🔳 🗄	8		Man	-	000		
- IIIC - FI	Contraction of the local division of the loc				Schematic 2	2 Main				
Logical+	Calls (Herard	chical)								
- B 10	Cell Name	Fast Name	Cell Path	-						
-D.	D-u0	TTALK.	w0							
P.D.	(Dul	bu2_0	4/1	- H						
-101	(D 81	FIFO_0	101	-				1		
-DI	D162	FIED_68	10.2							
-DI	(Dm)	F#O_67	8.3	1.0						
-104	1D m-4	F#O_66	84	1.1						
-101	4D m/S	F#O_65	85	1.1						
-DI	ID ID 6	FFD_64	10.6							
-1D1	DB7	FFO_63	m7	1.1				10.0		
-DI	1D to 0	FFD_62	0:0	1.1						
-104	(D) (0.9	FFO_61	10:9	1.1						
-101	(1)(1)(1)	FIFO_60	m10	1.1	CALCULATION OF THE OWNER, THE OWN	COLUMN DE LE COLUM	STATES -			
-101	@1011	FFO_59	1011	- X.	and the second second					
-1D1	D 1012	FFO_58	812	1.1						
-101	4D to 1.3	FPD_57	813	1.5						
-101	1D m14	FFO_56	m14							
-10+	D1015	FFO_55	015	1.1						
-DI	D 1016	FED_54	8016	-1						
- DI +	1+1	1000		1 .5						
\$		Hier 3			(Q)	Schematic 2 Hain				
Bunker Bunker Bunker Bunker Combin Boncom Het In Total - J	of mequant: of matrons of buf/inv- of reference tional areas inational a meconvect a rell areas	1004 1004 1004 1004 1004 1004 1004 1004	2.250000 1.50000 .009761 4.750000 1.559763	60 34 0 45 131						
	_vision> _vision>	animo i crient	e_erfernet is							

Figure 4: Simulation result of Area Report

Table I. Synthesized Area Report

S.No	Description	Area
1	Combinational area	10642.250000
2	Non-Combinational area	5982.500000
3	Net Interconnect area	576.809763
4	Total cell area	16624.750000
5	Total area	17201.559763

		stern 😡				11:25 AM 🜒	1
			and the second states of		- TopLevel 1 (Main)		
					Jest Power Window Help		
18	000	a (at 🖬 📘			ain 🔹 🖸	े ह	
Har-1			_IOX	Schematic.2 Main			
ogical H	Cells (Hiera	rchical)	2				
Ð=	Cell Name	Ref Name	Cell Path				
DI	Du0	mux	U0 I				
DI	Dul	bu2_0	u1 1				
-DI	D101	FFO_0	b1				
-DI	20tb2	FFO_68	102 x				
DI	1D1b3	FFO_67	103 L				
-101	1D164	FED_66	B4 1				
DI	12/165	FIFO 65	B5 I				
DI	Dibs	FFO_64	106				
DI	20100	FFO_63	107 (
DI	DID	FFO_62	107 L			44 Y M H H H H H	
-21	2469		859 6				
		FFO_61			وهه ووووي فينبي التركين التركين	B (D m st yr) (c)	
-21	1DHb10	FIFO_60	1510 t				
-24	1D-1611	FIFO_59	Ib11 (
ÐI	S1b12	FIFO_58	8b12 s				
Ð	@Hb13	FFO_57	1013 t				
DI	24b14	FIFO_56	8b14 i				
DI	D1615	FFO_55	1b15 t				
-121							
1.64	D/b16	FFO_54	1b16				
	191616	FIFO_54	1616 '±				
		FFO_54 Hier.1	1616 J	•	Schematic 2 Main		
			b16 's		Schematic 2 Main		
		Hier.1	1 2 ¹²	P			
	11		Buitching Paver		Schemalic 2 Main Yotal Power (%) Attra		
-DI	11	Hier.1 Internal Power	Dwitching Power	D Leakage Power	Total Power (%) Attra		
Power	d d	Hier1 Internal Poser	Dwitching Power 0.0000	D Leakage Power 0.0000	7otal Power (%) Attrs 0.0000 (0.00%)		
Power io_pau nemor	Group d	Hier.1 Internal Foort 0.0000 0.0000	Britching Power 0.0000 0.0000	D Leakage Power 0,0000 0,0000	70tal Power (%) Attrs 0.0000 (0.00%) 0.0000 (0.00%)		
Power io_pau nemory black	Group d box	Hier1 Internal Poser	Dwitching Power 0.0000	D Leakage Power 0.0000	7otal Power (%) Attrs 0.0000 (0.00%)		
Power io_pau nemory black	Group d box petwork	Hier.1 Internal Poset 0.0000 0.0000 0.0000	Britching Pawer 8.0000 0.0000 0.0000	D	70t41 Power (%) Attrs 0.0000 (0.00%) 0.0000 (0.00%) 0.0000 (0.00%)		
Power Power io_pau nemory black, clock, regist meques	Group d y box network ter otial	Her.1 Internal Foort 0.0000 0.0000 0.0000 1.1748 0.0000	Britching Power 0.0000 0.0000 0.0000 0.0000 0.8466e-02 0.0000	D Leakage Fover 0,0000 0,0000 0,0000 3,9390e+07 0,0000	Total Attra 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005 0.0000 0.0005		
Power io_pa nemor black clock regin seque combis	Group d jox network ter	Her1 Internal Poort 0.0000 0.0000 0.0000 0.0000 1.1748	Buitching Power 0.0000 0.0000 0.0000 0.0000 8.8466e-02	D Leakage Four 0.0000 0.0000 0.0000 3.9390e+07	Total		
Power io_pai nemory black, clock, requel mequel combit	Group d y box network ter otial	Her.1 Internal Poort 0.0000 0.0000 0.0000 1.1748 0.0000 5.8375	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D Leakage Fower 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 6.0090e407	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		
Power io_pa nemor black clock regin seque combis	Group d y box network ter otial	Her.1 Internal Foort 0.0000 0.0000 0.0000 1.1748 0.0000	Britching Power 0.0000 0.0000 0.0000 0.0000 0.8466e-02 0.0000	D Leakage Fover 0,0000 0,0000 0,0000 3,9390e+07 0,0000	Total		
Power io_par nemory black clock, regin nequer combin 7otal 1	Group d y box network ter otial	Her.1 Internal Poort 0.0000 0.0000 0.0000 1.1748 0.0000 5.8375	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D Leakage Fower 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 6.0090e407	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		
Power io_par nemory black clock, regin nequer combin 7otal 1	Group d y box petwork ter otial national	Her.1 Internal Poort 0.0000 0.0000 0.0000 1.1748 0.0000 5.8375	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D Leakage Fower 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 6.0090e407	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		
Power io_pau nemor black, clock, regin neque; combii 	Group d box_petwork trainel n_vision>	Her.1 Internal Poort 0.0000 0.0000 0.0000 1.1748 0.0000 5.8375	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D Leakage Fower 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 6.0090e407	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		Optio
Power io_pai black clock reque combin 	Group d box_petwork ter ntial national	Her.1 Internal Poort 0.0000 0.0000 0.0000 1.1748 0.0000 5.8375	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D Leakage Fower 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 6.0090e407	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		Oper
Power io_pau nemor black, clock, regin neque; combii 	Group d box_petwork ter ntial national	Her.1 Internal Poort 0.0000 0.0000 0.0000 1.1748 0.0000 5.8375	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D Leakage Fower 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 6.0090e407	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		Oper
Power io_pai memory black, clock, reqiain nequer combin requer requer design 4 Log 1 design v	Group d y _potwork ter nationel Hatory Hatory	Her.1 Internal Poser 0.0000 0.0000 0.0000 0.0000 1.1748 0.0000 5.8877 7.0123 mk	Britching Power 0.0000 0.0000 0.0000 8.8466e-02 8.6000 1.855	D I-eskage Fourt 0,0000 0,000000	Yotal Attm 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001 0.000 0.001		Oper

Figure 5: Simulation result of Power Report

Table II. Synthesized Power Report

S.No	Description	Area
1	Cell Internal Power	7.0123mW
2	Net Switching Power	1.9540mW
3	Total leakage Power	9.9980pW
4	Total Power	9.0663mW



Figure 6: Block diagram of the proposed eight parallel data-path 512-point modified FFT/IFFT architecture.

Table III: Performance of The proposed FFT architecture

Parameter	Proposed	[3]	[5]
FFT size	512	2048	2048
Technology	120nm	90nm	90nm
No. of data-path	8	4	8
FFT algorithm	Modified Radix-2 ⁵	Mixed radix	Mixed radix
Gate Count	17201	20444	21224
Architecture	MDF	MDF	MDF
Throughput	2.4GS/s	1.2	2.2
Power consumption (mW)	9.0663	45	60

V. CONCLUSION

The modified radix-2⁵ algorithm and the eight parallel data-path 512-point modified radix-2⁵ FFT architecture have been proposed with 2.4GS/s for OFDM-based WPAN applications. The number of complex Booth multipliers and twiddle factor LUTs are reduced using the modified radix-2⁵ algorithm. The proposed modified radix-2⁵ FFT architecture is the most area-efficient architecture for the eight parallel 512-point MDF FFT architecture. The highest throughput rate is up to 2.4GS/s at the clock frequency of 300MHz. The proposed architecture has potential applications in high rate OFDM-based WPAN systems.

REFERENCES

- Taesang Cho and Hannho lee, "A High-Speed Low Complexity Modified Radix-2⁵ FFT Processor for High Rate WPAN Application" IEEE Trans. VLSI SYSTEMS, vol.21, no.1, JANUARY 2013.
- [2] J. Lee and H. Lee, "A high-speed two-parallel FFT/IFFT processor for MB-OFDMUWB systems," IEICE Trans. Fundam., vol. E91-A, no. 4, pp. 1206–1211, Apr. 2008.
- [3] Y. Lin, H. Liu, and C. Lee, "A 1-GS/s FFT/IFFT processor for UWB applications," IEEE J. Solid-State Circuits, vol. 40, no. 8, pp.1726–1735, Aug. 2005.
- [4] Y. Chen, Y. Tsao, Y. Wei, C. Lin, and C. Lee, "An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 2, pp. 146–150, Feb. 2008.
- [5] M. Shin and H. Lee, "A high-speed four-parallel FFT processor for UWB applications," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2008, pp. 960–963.
- [6] S. Tang, J. Tsai, and T. Chang, "A 2.4-GS/s FFT processor for OFDM based WPAN applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 6, pp. 451–455, Jun. 2010.
- [7] Huang and S. Chen, "A green FFT processor with 2.5-GS/s for IEEE 802.15.3c (WPANs)," in Proc. Int. Conf. Green Circuits Syst. (ICGCS), 2010, pp. 9–13.
- [8] T. Cho, H. Lee, J. Park, and C. Park, "A high-speed low-complexity modified radix-2⁵ FFT processor for gigabit WPAN applications," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2011, pp. 1259–1262.
- [9] A. Cortes, I. Velez, and J. F. Sevillano, "Radix FFTs: Matrical representation and SDC/SDF pipeline implementation," IEEE Trans. Signal Process., vol. 57, no. 7, pp. 2824–2839, Jul. 2009.
- [10] K. Cho, K. Lee, J. Chung, and K. Parhi, "Design of low-error fixed width modified Booth multiplier," IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May 2004.
- [11] R. I. Hartley, "Sub expression sharing in filters using Exp. Briefs, vol. 43, no. 10, pp. 677–688, Oct. 1996.



B. Pushparaj was born in Sattur, Tamil Nadu (TN), India, in 1988. He received the B.E degree in Electronic and Communication Engineering from P.S.R.Engineering College, Sivakasi, Tamilnadu, India, in April 2010. He is Currently Pursing his M.E degree in VLSI Design from K.S.Rangasamy College of Technology, Anna University Chennai Tamilnadu, India from 2011 from 2013. He is Member of IEEE . His research interest include low Power VLSI Design ,Digital Signal Processing Architecture using Low Power.



C. Paramasivam was born in Erode , Tamil Nadu (TN), India, in 1983. He received B.E degree from Kongu Engineering College ,Perundurai,Bharathiyar University,India in 2004 and the M.E degree from Kongu Engineering College ,Perundurai,Anna University Chennai,India in 2007.Since 2007 he is Working as Assistant Professor in K.S.Rangasamy College of Technology, Tamilnadu,India. He is Member of IEEE and ISTE.He isresearch interest include low Power VLSI Design.